Abstract-Flying Capacitor (FC) multilevel Pulse Width Modulated (PWM) converters are an attractive choice due to the natural balancing property of the capacitor voltages. The balancing can be studied in the time domain, which results in easy to interpret expressions regarding parameter influence. Time domain analysis is normally done by time averaging of the system model over a PWM-period. In this paper a new method is presented starting from the "voltage unbalance" excessive energy which has to be dissipated in the converter load by switching harmonics in the load current. This is applied on a four-level H-bridge converter, which has dynamics of a high order and is normally hard to describe in the dime domain. The proposed method results in time domain parameters exactly describing the behaviour and the balancing of the capacitor voltages of the four-level H-bridge converter.
I. INTRODUCTION
Multilevel converters were developed as a result of a growing need for higher power converters, [1] , [2] . In order to achieve this higher power rating, the voltage and current capabilities of the devices used in the converter need to be increased. Current insulated gate bipolar transistor (IGBT) technology extends up to 6.5 kV 900 A per switching device. Converters that make use of a series connection of switches, allow for the use of switches with reduced voltage ratings. These lower voltage switches have lower switching losses and can switch at a higher frequency. Higher switching frequencies and a smaller voltage step capability result in higher quality switching waveforms.
Flying capacitor (FC) multilevel converters are an attractive choice due to the natural voltage balance property. The natural balancing is achieved by applying a Phase Shifted carrier PWM (PSCPWM) method. The balancing of the capacitors is driven by load current high order harmonics, [3] - [6] , namely, by the capacitor "voltage unbalance" excessive energy dissipation in the converter load by switching harmonics in the load current. Though it is accepted to consider a simplified series LR-load model, practically high frequency loss mechanisms like skin-effect and PWM eddy current core losses are expected to make voltage balance rate faster.
Traditionally the analysis of the natural balancing for FC multilevel converters is done in the frequency domain, [3] . This method is based on frequency domain transformations involving double Fourier series expansion, Bessel function coefficients etc. This approach is, in fact, not analytical, rather algorithmic, and difficult to apply in an everyday practice. It results in complex equations where it's hard to distinguish a good relationship between the capacitor voltage balancing behaviour and certain parameters of the system.
In recent work, [7] , [8] , [9] , an alternative analysis of the FC converter is reported using a switched systems time domain approach based on stitching of analytical transient solutions for consecutive PWM period switching subintervals in conjunction with a small parameter technique [7] . This approach is more adequate for understanding voltage balance dynamics as it yields simple accurate truly analytical solutions. Small parameter approximation actually means inductance dominated load (inductance limited PWM ripple current) and reasonably low capacitor ripple voltage.
In this paper, a new technique is presented using a deeper insight in the capacitor voltage balancing process. The basic principle is that balancing is driven by the "voltage unbalance" excessive energy which has to be dissipated in the converter load by switching harmonics in the load current. Using this method, easy to interpret expressions for time constants and oscillation frequency are obtained. This way a complex highorder system can be described in the time domain, starting only from the losses generated by the harmonic currents.
II. FOUR-LEVEL H-BRIDGE TOPOLOGY AND NATURAL

BALANCING STRATEGY
The topology of the 4-level H-bridge converter is depicted in Fig. 1 . The complementary switches (S 1 , S 1 ), (S 2 , S 2 ), ..., (S 6 , S 6 ) are controlled by using a phase shifted carrier pulse width modulation (PSCPWM), depicted in Fig. 2 . The normalized voltage command D controls the first leg (switches S 1 , S 2 and S 3 ), the inverted normalized voltage command −D controls the second leg (switches S 4 , S 5 and S 6 ).
To describe the behaviour of capacitor voltage values, two modes are distinguished regarding both legs of the H-bridge FC converter. For the common mode, the corresponding capacitor voltages are equal V C1 = V C3 and V C2 = V C4 . This can be regarded as the behaviour of the mean value of the corresponding capacitor's voltages corrected with the nominal voltages:
For the differential mode, both capacitor voltages are opposite V C1 = −V C3 and V C2 = −V C4 . The differential voltages are:
III. ANALYTICAL DEDUCTION OF PERIODIC TIME
CONSTANT
The periodic time constant of the balancing of the capacitor voltages of the four-level H-bridge converter is a measure for the dissipation of the unbalance energy. For the time domain analysis of the balancing some assumptions are made: a zero DC-bus voltage and charged flying capacitors C 1 , C 2 , C 3 and C 4 . This changes nothing to the actual system. The periodic time constant is the time constant for the damping of the oscillation of the capacitor voltages. The calculation method will be worked out for a normalized voltage command D, holding to the following condition: in Fig. 2 . The topology circuits, corresponding with the switch states generated by the PSCPWM strategy, are depicted in Fig.  3 . The duration of the intervals is:
This method makes use of the small parameter approach. This includes two physical properties. First of all an inductance dominated load is assumed, giving an almost piece-wize linear ripple current. Second, the value of the flying capacitors is large enough, meaning the voltage ripple is relatively low, so the capacitor voltages can be considered constant within a switching period.
A. Common mode
Assuming zero DC-bus voltage V dc , equal corresponding capacitor voltages V C1 = V C3 and V C2 = V C4 and zero load resistance, the load voltage and steady state current for 0 < D < 1/3 are depicted in Fig. 4 .
The load resistance is assumed to have a minor influence on the shape of the current, as depicted in Fig. 4 for D = 1/6, but an average load loss (average power dissipation) on t 12 2  4  6  8  12  1  3  5  7  9  1 1  11 10 a switching period can be calculated:
This requires a correct parameterized knowledge of the current. As in regime conditions there is a zero mean current and a reference is needed to get to this zero mean current, it is necessary to use an arbitrary zero point and calculate the mean value, to be able to apply a correction for a zero mean current. For the next calculation, the zero current reference is taken at the first switching interval (i (0) is the current in the beginnen of the first interval, i (1) at the end of the first, and so on):
These current values at the borders of the intervals can be used to calculate the average current in the intervals:
The average current can now be calculated:
(7) The corrected currents are:
In the next step, the ohmic loss generated by the current, (8), has to be calculated. For this the mean square current has to be calculated for every interval. This can be done using following expression for the mean square of a current segment:
This can be done for every single interval. The harmonic power loss, on average over the PWM period, can then be calculated as:
For a four-level H-bridge FC converter this gives:
Now the average power loss over a PWM period caused by the harmonic current is known. To be able to calculate the periodic time constant, the average power loss over an oscillation period has to be known. So in the last step the "instantaneous" resistive power loss, (11), has to be averaged. Without any loss of generality, following initial condition assumption can be made:
Then from (32) this leads to:
The average on the oscillation period of the square voltages are
Now the expression for the harmonic power loss becomes:
The law of conservation of energy says (averaged over an oscillation period and multiplied by 2 because there are two capacitors (C 1 and C 3 )
with the power loss substituted:
The time constant can be found regarding following equation:
This results in the common mode periodic time constant: For other ranges of D, the circuit momentary circuit topologies are different, resulting in a different current waveform. The resulting equations are:
B. Differential mode
Assuming zero DC-bus voltage V DC , inverted corresponding capacitor voltages V C1 = −V C3 and V C2 = −V C4 and zero load resistance, the load voltage and steady state current for 0 < D < 1/3 are depicted in Fig. 5 .
This results in:
with denominator
for 0 < D < 1/3. The expressions for a higher normalized voltage command D are similar and as bulky as the previous. The normalized decay rates (inverse of the time constants) are depicted in Fig. 6 . It can be concluded that the differential time constant is much smaller. This can be seen already in the harmonic current in Fig.5 , where the amplitude is much higher than in the common mode case, resulting in higher losses.
IV. ANALYTICAL DEDUCTION OF FREQUENCY
The voltage balance frequency is calculated assuming zero DC bus and zero load resistance. The capacitor voltages are also assumed to be constant during a PWM period and have a certain voltage at the start. This time the difference between common mode and differential mode is not made in the beginning of the calculations. Starting from the load voltage, the piecewise linear current of the pure inductive load is calculated. There is no need to consider the (average) current reference in this case. Now the capacitor voltage changes for the individual switching intervals can be calculated easily. By adding the changes for the intervals over a switching period, the total change of the capacitor voltages can be calculated. Following the switch sequence of the PWM of Fig. 2 and using the interval durations of (3), the load current at the end of the first interval is:
with the current at the end of the following intervals:
Just as expected, the current ends where it started, at zero. To be able to calculate the voltage variation over an interval, the average current during that interval is necessary:
The current in each interval changes the voltages of the capacitors that are connected in the circuit during that interval. During interval 1, capacitors C 2 and C 4 are connected in the circuit. Their voltages change during interval 1:
The total capacitor voltage variation of a PWM period is the summation of the voltage changes of the intervals for each capacitor:
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When using "on-average" derivative approximation (small parameter approximation)
and after substituting the voltage variations and the interval durations (3) in these equations, following linear system can be found: 
These equations can be simplified when accounting for the common mode and differential mode. (30) gives:
A. Common mode
This system has the common mode solution:
with
B. Differential mode Substutition of V C3 = −V C1 and V C4 = −V C2 in (30) gives:
This system has the differential mode solution:
with The frequencies for the other D regions: For 1/3 < D < 2/3:
and for 2/3 < D < 1:
The normalized common and differential mode frequencies are depicted in Fig. 7 .
V. SIMULATIONS OF THE DERIVED MODEL
The time domain parameters can be used to model a step response of the capacitor voltages. The derived model is compared with accurate switched simulations. The used parameters are: V dc = 100V ; R = 1.5Ω; L = 1mH; C 1 = 700μF ; C 2 = 350μF ; T PWM = 408μs (2.45kHz). The differential mode parameters are checked in Fig. 8 for D = 0.3. The common mode is applied in Fig. 9 for D = 0.25. 
VI. LEAD AND LAG MODULATION STRATEGIES AND
AC-MODULATION So far, we assumed the carrier based voltage modulation strategy (Fig. 2) that can be referred to as the lead one because the carrier wave C 14 leads C 25 and C 25 leads C 36 . For the alternative lag modulation strategy, the carrier wave C 36 leads C 25 and C 25 leads C 14 . The inverse sequence of the carrier signals generates the inverse switching states order, but has no influence on the parameters itself. The lag modulation may be formally accounted for by changing the signs of all the sinusoidal terms in (32), (35). The accurate switched simulation and average voltage balance dynamics approximation results for the two modulation strategies are presented in Fig.10 .
Once the expressions of the voltage balance dynamics parameters are obtained for DC PWM, the expressions for AC PWM can be found by the time averaging of the DC PWM voltage balance frequency and decay rate (inverse time constant) along the sinusoidal voltage command trajectories, [8] , [9] , [10] . This way, the common mode angular frequency and time constants must be replaced by their respective values "averaged" on a fundamental period accounting for their symmetric, even behavior for 0 < D < 1 and −1 < D < 0.
VII. CONCLUSION
Starting from the fact that the capacitor voltage balancing depends on the harmonic power loss in the load, it is shown that it is possible to find the parameters that describe the voltage balancing dynamics. The obtained expressions are equal to the once obtained by using averaging of the system models of every switch interval, which takes much more calculation. The used technique gives a possiblity to find the voltage balance dynamics parameters of a high order system in a simple way.
The paper presented the method used for a four-level Hbridge FC converter, resulting in the voltage balance dynamics equations. These expressions clearly reveal the dependencies on inductive load parameters, capacitances, carrier frequency, and normalized DC (and AC) voltage command. They are confirmed by extensive accurate switched simulations. A. Ruderman and B. Reznikov gratefully acknowledge Elmo Motion Control and General Satellite Corporation management respectively for on-going support to advanced applied power electronics research support.
